

## Overview

The LC75384NE-R and LC75384NW are electronic volume and tone control ICs that can implement volume, balance, fader, bass/treble/mid, loudness, input switching, and input gain control functions with a minimum number of external components.

## Features

- Volume: 81 positions: from 0 dB to -79 dB in $1-\mathrm{dB}$ steps and $-\infty$.
A balance function can be implemented by controlling the left and right volume settings independently.
- Fader: Either the rear or front outputs can be attenuated over 16 positions. ( 16 positions: From 0 dB to -2 dB in $1-\mathrm{dB}$ steps, from -2 dB to -20 dB in $2-\mathrm{dB}$ steps, from -20 to -30 dB in one $10-\mathrm{dB}$ step, $-45 \mathrm{~dB},-60 \mathrm{~dB}$, and $-\infty$.)
- Bass/treble/mid: Control over $\pm 12 \mathrm{~dB}$ in $2-\mathrm{dB}$ steps in each band.
- Input gain: The input signal can be amplified by from 0 dB to +18.75 dB in $1.25-\mathrm{dB}$ steps.
- Input switching: The left and right channels can each be selected from one of 5 inputs. (Four are single-ended inputs and one is a differential input.)
- Loudness: Taps are output from a $2-\mathrm{dB}$ step volume control ladder resistor starting at the $-32-\mathrm{dB}$ position. A loudness function can be implemented by attaching external capacitors and resistors.
- On-chip buffer amplifiers minimize the number of required external components.
- Minimal switching noise when no input signals are present due to fabrication in a silicon gate CMOS process that minimizes the noise generated by internal switches.
- Use of zero-cross switching circuits for internal switches minimizes switching noise when signals are present.
- Built-in $\mathrm{V}_{\mathrm{DD}} / 2$ reference voltage generator circuit
- All controls can be set from serial input data.
- CCB is a trademark of SANYO ELECTRIC CO., LTD.
- CCB is SANYO's original bus format and all the bus addresses are controlled by SANYO.

■ Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.

■ SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

## Package Dimensions

unit: mm
3159-QIP64E


## 3190-SQFP64



## Specifications

Absolute Maximum Ratings at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{ss}}=\mathbf{0} \mathrm{V}$

| Parameter | Symbol | Conditions |  | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum supply voltage | $V_{\text {DD }}$ max | $V_{D D}$ |  | 11 | V |
| Maximum input voltage | $\mathrm{V}_{\text {IN }}$ max | All input pins |  | $\mathrm{V}_{S S}-0.3$ to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Allowable power dissipation | Pd max | $\mathrm{Ta} \leq 85^{\circ} \mathrm{C}$, when mounted on a printed circuit board | LC75384NE-R | 500 | mW |
|  |  |  | LC75384NW | 420 |  |
| Operating temperature | Topr |  |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  |  | -50 to +125 | ${ }^{\circ} \mathrm{C}$ |

Allowable Operating Ranges at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{ss}}=\mathbf{0} \mathrm{V}$

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Supply voltage | $V_{D D}$ | $V_{D D}$ | 6.0 |  | 10.5 | V |
| Input high-level voltage | $\mathrm{V}_{\mathrm{H}}$ | CL, DI, CE, MUTE | 4.0 |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
| Input low-level voltage | $\mathrm{V}_{\text {IL }}$ | CL, DI, CE, MUTE | $\mathrm{V}_{\mathrm{SS}}$ |  | 1.0 | V |
| Input voltage amplitude | $\mathrm{V}_{\text {IN }}$ |  | $\mathrm{V}_{\text {ss }}$ |  | $\mathrm{V}_{\mathrm{DD}}$ | Vp-p |
| Input pulse width | $\mathrm{t}_{\text {ow }}$ | CL | 1 |  |  | $\mu \mathrm{s}$ |
| Setup time | $\mathrm{t}_{\text {setup }}$ | CL, DI, CE | 1 |  |  | $\mu \mathrm{s}$ |
| Hold time | thold | CL, DI, CE | 1 |  |  | $\mu \mathrm{s}$ |
| Operating frequency | fopg | CL |  |  | 500 | kHz |

LC75384NE-R, 75384NW
Electrical Characteristics at $\mathrm{Ta}=\mathbf{2 5}{ }^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=\mathbf{9} \mathrm{V}, \mathrm{V}_{\mathrm{SS}}=\mathbf{0} \mathrm{V}$

| Parameter | Symbol | Pins | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |
| [Input Block] |  |  |  |  |  |  |  |
| Input resistance | Rin | L1 to L4, R1 to R4 |  | 30 | 50 | 70 | k $\Omega$ |
| Minimum input gain | Ginmin | L1 to L4, R1 to R4 |  | -1 | 0 | +1 | dB |
| Maximum input gain | Ginmax |  |  | +16.5 | +18.75 | +21 | dB |
| Inter-step setting error | ATerr |  |  |  |  | $\pm 0.6$ | dB |
| Left/right balance | BAL |  |  |  |  | $\pm 0.5$ | dB |
| [Volume Block] |  |  |  |  |  |  |  |
| Input resistance | Rvr | LVRIN, RVRIN, loudness off |  | 113 | 226 | 339 | k $\Omega$ |
| Inter-step setting error | ATerr |  |  |  |  | $\pm 0.5$ | dB |
| Left/right balance | BAL |  |  |  |  | $\pm 0.5$ | dB |
| [Tone Control Block] |  |  |  |  |  |  |  |
| Inter-step setting error | ATerr |  |  |  |  | $\pm 1.0$ | dB |
| Bass control range | Gbass |  | max. boost/cut | $\pm 9$ | $\pm 12$ | $\pm 15$ | dB |
| Mid control range | Gmid |  | max. boost/cut | $\pm 9$ | $\pm 12$ | $\pm 15$ | dB |
| Treble control range | Gtre |  | max. boost/cut | $\pm 9$ | $\pm 12$ | $\pm 15$ | dB |
| Left/right balance | BAL |  |  |  |  | $\pm 0.5$ | dB |
| [Fader Block] |  |  |  |  |  |  |  |
| Input resistance | Rfed | LFIN, RFIN |  | 25 | 50 | 100 | k $\Omega$ |
| Inter-step setting error | ATerr |  | 0 dB to -2 dB |  |  | $\pm 0.5$ | dB |
|  |  |  | -2 dB to -20 dB |  |  | $\pm 1$ | dB |
|  |  |  | -20 dB to -30 dB |  |  | $\pm 2$ | dB |
|  |  |  | -30 dB to -60 dB |  |  | $\pm 3$ | dB |
| Left/right balance | BAL |  |  |  |  | $\pm 0.5$ | dB |

## Overall Characteristics

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Total harmonic distortion | THD 1 | $\mathrm{V}_{1 \mathrm{~N}}=-10 \mathrm{dBV}, \mathrm{f}=1 \mathrm{kHz}$ |  | 0.004 |  | \% |
|  | THD 2 | $\mathrm{V}_{\mathbb{I N}}=-10 \mathrm{dBV}, \mathrm{f}=10 \mathrm{kHz}$ |  | 0.006 |  | \% |
| Inter-input crosstalk | CT | $\mathrm{V}_{\text {IN }}=1 \mathrm{Vrms}, \mathrm{f}=1 \mathrm{kHz}$ | 80 | 88 |  | dB |
| Left/right channel crosstalk | CT | $\mathrm{V}_{\mathbb{I N}}=1 \mathrm{Vrms}, \mathrm{f}=1 \mathrm{kHz}$ | 80 | 88 |  | dB |
| Maximum attenuation | $\mathrm{V}_{0} \min 1$ | $\mathrm{V}_{\mathrm{IN}}=1 \mathrm{Vrms}, \mathrm{f}=1 \mathrm{kHz}$ | 80 | 88 |  | dB |
|  | $\mathrm{V}_{0} \min 2$ | $\mathrm{V}_{\text {IN }}=1 \mathrm{Vrms}, \mathrm{f}=1 \mathrm{kHz}$, INMUTE, with the fader set to $-\infty$ | 90 | 95 |  | dB |
| Output noise voltage | $\mathrm{V}_{\mathrm{N}} 1$ | All controls flat, with the IHF-A filter |  | 5 | 10 | $\mu \mathrm{V}$ |
|  | $\mathrm{V}_{\mathrm{N}} 2$ | All controls flat, with a 20 Hz to 20 kHz bandpass filter |  | 7 | 15 | $\mu \mathrm{V}$ |
| Current drain | $\mathrm{I}_{\mathrm{DD}}$ |  |  | 33 | 40 | mA |
| Input high-level current | $\mathrm{I}_{\mathrm{H}}$ | CL, DI, CE, $\mathrm{V}_{\text {IN }}=9 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| Input low-level current | $I_{\text {IL }}$ | CL, DI, CE, $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | -10 |  |  | $\mu \mathrm{A}$ |
| Maximum input voltage | $\mathrm{V}_{\mathrm{CL}}$ | THD $=1 \%, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$, all controls flat, $\mathrm{f}_{\mathrm{I}}=1 \mathrm{kHz}$ | 2.5 | 2.9 |  | Vrms |
| Common-mode rejection ratio | CMRR | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{dBV}, \mathrm{f}=1 \mathrm{kHz}$ | 45 |  |  | dB |

[LC75384NE-R]

[LC75384NW]
Pd max - Ta


Pin Assignment


## Equivalent Circuit and Sample Application Circuit Diagram



- In the LC75384NW version, LZCLP (pin 28) and RZCLP (pin 21) are unused, and must be left open.


## Pin Functions

| Pin No. | Pin |  | Function |
| :---: | :---: | :---: | :---: | :---: |
| 54 |  |  |  |
| 53 |  |  |  |
| 52 |  |  |  |

Continued on next page

Continued from preceding page.

\begin{tabular}{|c|c|c|c|}
\hline Pin No. \& Pin \& Function \& Equivalent circuit \\
\hline \[
\begin{gathered}
43 \\
6
\end{gathered}
\] \& LTIN RTIN \& - Equalizer input \&  \\
\hline \[
\begin{gathered}
42 \\
41 \\
40 \\
7 \\
8 \\
9
\end{gathered}
\] \& \begin{tabular}{l}
LF1C1 \\
LF1C2 \\
LF1C3 \\
RF1C1 \\
RF1C2 \\
RF1C3
\end{tabular} \& \begin{tabular}{l}
- Connections for the capacitors for the equalizer's F1 band filter. \\
The low band compensation capacitors must be connected between the following pins: \\
LF1C1 (RF1C1) and LF1C2 (RF1C2) \\
LF1C2 (RF1C2) and LF1C3 (RF1C3)
\end{tabular} \&  \\
\hline \[
\begin{aligned}
\& 39 \\
\& 38 \\
\& 37 \\
\& 10 \\
\& 11 \\
\& 12
\end{aligned}
\] \& \begin{tabular}{l}
LF2C1 \\
LF2C2 \\
LF2C3 \\
RF2C1 \\
RF2C2 \\
RF2C3
\end{tabular} \& \begin{tabular}{l}
- Connections for the capacitors for the equalizer's F2 band filter. \\
The low band compensation capacitors must be connected between the following pins: \\
LF2C1 (RF2C1) and LF2C2 (RF2C2) \\
LF2C2 (RF2C2) and LF2C3 (RF2C3)
\end{tabular} \& \begin{tabular}{l}
\(\xi\) \\
LVref RVref
\[
i V_{D D}
\]
\end{tabular} \\
\hline \[
\begin{aligned}
\& \hline 36 \\
\& 35 \\
\& 34 \\
\& 13 \\
\& 14 \\
\& 15
\end{aligned}
\] \& \[
\begin{aligned}
\& \hline \text { LF3C1 } \\
\& \text { LF3C2 } \\
\& \text { LF3C3 } \\
\& \text { RF3C1 } \\
\& \text { RF3C2 } \\
\& \text { RF3C3 }
\end{aligned}
\] \& \begin{tabular}{l}
- Connections for the capacitors for the equalizer's F3 band filter. \\
The low band compensation capacitors must be connected between the following pins: \\
LF3C1 (RF3C1) and LF3C2 (RF3C2) \\
LF3C2 (RF3C2) and LF3C3 (RF3C3)
\end{tabular} \& C1 \\
\hline \[
\begin{aligned}
\& 33 \\
\& 16
\end{aligned}
\] \& \begin{tabular}{l}
LTOUT \\
RTOUT
\end{tabular} \& - Equalizer output \&  \\
\hline \[
\begin{aligned}
\& 32 \\
\& 17
\end{aligned}
\] \& LFIN RFIN \& \begin{tabular}{l}
- Fader block inputs \\
- These inputs must be driven from low-impedance circuits.
\end{tabular} \&  \\
\hline \[
\begin{aligned}
\& 31 \\
\& 30 \\
\& 18 \\
\& 19
\end{aligned}
\] \& \begin{tabular}{l}
LFOUT \\
LROUT \\
RFOUT \\
RROUT
\end{tabular} \& - Fader block outputs. The front and rear outputs can be attenuated independently. The attenuation is the same in the left and right channels. \&  \\
\hline 57

55

58 \& \begin{tabular}{|c}
Vref <br>
<br>
LVref <br>
RVref

 \& 

- $\mathrm{V}_{\mathrm{DD}} / 2$ voltage generator block. A capacitor with a value of about $10 \mu \mathrm{~F}$ must be inserted between Vref and $\mathrm{AV}_{\mathrm{SS}}\left(\mathrm{V}_{\mathrm{SS}}\right)$ to reduce power supply ripple. <br>
- Internal analog system ground <br>
- These pins must be handled as shown in the sample application circuit.
\end{tabular} \&  <br>

\hline
\end{tabular}

Continued on next page

Continued from preceding page.

| Pin No. | Pin | Function | Equivalent circuit |
| :---: | :---: | :---: | :---: |
| 56 | $V_{D D}$ | - Power supply |  |
| 27 | DV ${ }_{\text {SS }}$ | - Logic system ground |  |
| $\begin{aligned} & 29 \\ & 22 \end{aligned}$ | $\begin{aligned} & \mathrm{LAV}_{\mathrm{SS}} \\ & \operatorname{RAV}_{\mathrm{SS}} \end{aligned}$ | - Analog system ground |  |
| $\begin{aligned} & 28 \\ & 21 \end{aligned}$ | $\begin{aligned} & \text { LZCLP } \\ & \text { RZCLP } \end{aligned}$ | - Band limiting for the zero cross detection circuit <br> - These pins are normally left open. <br> - These pins are unused in the LC75384NW version and must be left open. | LC75384NE-R |
| 23 | $\overline{\text { MUTE }}$ | - External muting control <br> - When this pin is set to the $\mathrm{V}_{\mathrm{SS}}$ level, the fader volume block is forcibly set to $-\infty$. |  |
| 20 | TIM | - Used for the zero cross circuit no-signal timer function. If a zero cross signal does not occur between the point when data is loaded and the point when the timer times out, the data will be stored forcibly when the timer times out. |  |
| $\begin{aligned} & 26 \\ & 25 \end{aligned}$ | $\begin{aligned} & \text { CL } \\ & \text { DI } \end{aligned}$ | - Serial data and clock inputs used for device control | $\mathrm{V}_{\mathrm{DD}}$ |
| 24 | CE | - Chip enable input. Data is written to the internal latch when this pin goes from high to low. The analog switches then operate. <br> Data transfers are enabled when this pin is high. |  |

## Internal Equivalent Circuits

Selector Block Equivalent Circuit


2-dB Step Volume Control Block Equivalent Circuit


1-dB Step Volume Control Block Equivalent Circuit


Three-Band Graphic Equalizer Block Equivalent Circuit Diagram


Unit: (Resistance : $\Omega$ )

The external capacitors C1 and C2 used with the LC75384W form the structural element of the simulated inductor implemented by the IC. This section present the equivalent circuit and the method for calculating the constants required to obtain the desired center frequency.
(A) Simulated inductor equivalent circuit

(B) Calculation

Specifications: 1. Center frequency: $\mathrm{F}_{0}=100 \mathrm{~Hz}$
2. Q at maximum boost: $\mathrm{Q}_{+12 \mathrm{~dB}}=0.9$

1. Determine the sharpness, $\mathrm{Q}_{0}$, of the simulated inductor itself.

$$
\mathrm{Q} 0=\frac{(\mathrm{R} 1+\mathrm{R} 4)}{\mathrm{R} 1} \times \mathrm{Q}_{+12 \mathrm{~dB}} \approx 1.5399
$$

2. Determine C1.

$$
\mathrm{C} 1=1 / 2 \pi \mathrm{~F}_{0} \mathrm{R} 1 \mathrm{Q}_{0} \neq 1(\mu \mathrm{~F})
$$

3. Determine C2.

$$
\mathrm{C} 2=\mathrm{Q}_{0} / 2 \pi \mathrm{~F}_{0} \mathrm{R} 2 \neq 0.036(\mu \mathrm{~F})
$$

Note: * See the equivalent circuit diagram for the tone control block on page 11 for details on the internal resistor.

Fader Volume Control Block Equivalent Circuit


If data that sets the main volume control $1-\mathrm{dB}$ step circuit to $-\infty$ is sent to the device, switches S1 and S2 will be opened (off) and switches S3 and S4 will be closed (on).

## Control System Timing and Data Format

The LC75384NE-R/NW are controlled by applying the stipulated data to the CL, DI, and CE pins. The data consists of a total of 52 bits, of which 8 bits are the device address and 44 bits are the actual control data.

CE


DI $X \mathrm{~B} 0 \times \mathrm{B} 1 \times \mathrm{B} 2 \times \mathrm{B} 3 \times \mathrm{A} 0 \times \mathrm{A} 1 \times \mathrm{A} 2 \times \mathrm{A} 3 \times \mathrm{D} 0 \times \mathrm{D} 1 \times \mathrm{D} 2 \times \mathrm{D} 3 \times \mathrm{D} 4 \times \mathrm{D} 5 \times \geqslant \times \mathrm{D} 38 \times \mathrm{D} 39 \times \mathrm{D} 40 \times \mathrm{D} 41 \times \mathrm{D} 42 \times \mathrm{D} 43 \times 1$
CL

CE

DI


- Address code (B0 to A3)

The LC75384NE-R/NW have an 8-bit address codes, and can be used along with other ICs that support the Sanyo CCB serial bus.

Address code

(LSB) | B0 | B1 | B2 | B3 | A0 | A1 | A2 | A3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

(81HEX)

- Control code allocation

Input switching control

| D0 | D1 | D2 | Setting |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | L1 (R1) |  |
| 1 | 0 | 0 | L2 (R2) |  |
| 0 | 1 | 0 | L3 (R3) |  |
| 1 | 1 | 0 | L4 (R4) |  |
| 0 | 0 | 1 | L5 (R5) |  |
| 0 | 1 | 1 |  | IC test values. These values must not be used during normal operation. |
| 1 | 1 | 1 |  |  |

D3 $\quad$ IC test bit. This bit must be set to 0 during normal operation.

Input gain control

| D4 | D5 | D6 | D7 |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 dB |
| 1 | 0 | 0 | 0 | +1.25 dB |
| 0 | 1 | 0 | 0 | +2.50 dB |
| 1 | 1 | 0 | 0 | +3.75 dB |
| 0 | 0 | 1 | 0 | +5.00 dB |
| 1 | 0 | 1 | 0 | +6.25 dB |
| 0 | 1 | 1 | 0 | +7.50 dB |
| 1 | 1 | 1 | 0 | +8.75 dB |
| 0 | 0 | 0 | 1 | +10.0 dB |
| 1 | 0 | 0 | 1 | +11.25 dB |
| 0 | 1 | 0 | 1 | +12.5 dB |
| 1 | 1 | 0 | 1 | +13.75 dB |
| 0 | 0 | 1 | 1 | +15.0 dB |
| 1 | 0 | 1 | 1 | +16.25 dB |
| 0 | 1 | 1 | 1 | +17.5 dB |
| 1 | 1 | 1 | 1 | +18.75 dB |

## Volume Control



Three-band equalizer control

| D16 | D17 | D18 | D19 | f1 band |
| :---: | :---: | :---: | :---: | :---: |
| D20 | D21 | D22 | D23 | f2 band |
| D24 | D25 | D26 | D27 | f3 band |
| 0 | 1 | 1 | 0 | +12 dB |
| 1 | 0 | 1 | 0 | +10 dB |
| 0 | 0 | 1 | 0 | +8 dB |
| 1 | 1 | 0 | 0 | +6 dB |
| 0 | 1 | 0 | 0 | +4 dB |
| 1 | 0 | 0 | 0 | +2 dB |
| 0 | 0 | 0 | 0 | 0 dB |
| 1 | 0 | 0 | 1 | -2 dB |
| 0 | 1 | 0 | 1 | -4 dB |
| 1 | 1 | 0 | 1 | -6 dB |
| 0 | 0 | 1 | 1 | -8 dB |
| 1 | 0 | 1 | 1 | -10 dB |
| 0 | 1 | 1 | 1 | -12 dB |

Fader Volume Control

| D28 | D29 | D30 | D31 | Operation |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 dB |
| 1 | 0 | 0 | 0 | -1 dB |
| 0 | 1 | 0 | 0 | -2 dB |
| 1 | 1 | 0 | 0 | -4 dB |
| 0 | 0 | 1 | 0 | -6 dB |
| 1 | 0 | 1 | 0 | -8 dB |
| 0 | 1 | 1 | 0 | -10 dB |
| 1 | 1 | 1 | 0 | -12 dB |
| 0 | 0 | 0 | 1 | -14 dB |
| 1 | 0 | 0 | 1 | -16 dB |
| 0 | 1 | 0 | 1 | -18 dB |
| 1 | 1 | 0 | 1 | -20 dB |
| 0 | 0 | 1 | 1 | -30 dB |
| 1 | 0 | 1 | 1 | -45 dB |
| 0 | 1 | 1 | 1 | -60 dB |
| 1 | 1 | 1 | 1 | $-\infty$ |

Channel Selection Control

| D32 | D33 |  |
| :---: | :---: | :--- |
| 0 | 0 | Left and right together. This is the mode set up initially |
| 1 | 0 | RCH |
| 0 | 1 | LCH |
| 1 | 1 | Left and right together |

Fader Rear/Front Control

| D34 |  | Setting |
| :---: | :--- | :--- |
| 0 | Rear |  |
| 1 | Front |  |

Loudness Control

| D35 | Setting |  |
| :---: | :---: | :---: |
| 0 | Off |  |
| 1 | On |  |

## Zero Cross Control

| D36 | D37 |  |
| :---: | :---: | :--- |
| 0 | 0 | Detting |
| 1 | 1 | The zero cross detection operation is disabled and data is written on the falling edge of the CE signal |

Zero Cross Signal Detection Block Control

| D38 | D39 | D40 | D41 |  | Setting |
| :---: | :---: | :---: | :---: | :--- | :--- |
| 0 | 0 | 0 | 0 | Selector |  |
| 1 | 0 | 0 | 0 | Volume |  |
| 0 | 1 | 0 | 0 | Tone |  |
| 1 | 1 | 0 | 0 | Fader |  |

Test Mode Control

| D42 | D43 | Setting |
| :---: | :---: | :---: |
| 0 | 0 | These IC test mode control bits must be set to 0 |

## Usage Notes

## Data Transmission after Power Is First Applied

- When power is first applied, the state of the internal analog switches will be undefined. Applications that use this IC must include external circuits to provide muting until control data has been transferred to the IC.
- After power is first applied, applications should send initial setup data to stabilize the bias levels in each of the IC circuit blocks in a short time.

1. The time between initial setup mode and the first actual data settings

- Applications should send the initial setup data as soon as $\mathrm{V}_{\mathrm{DD}}$ rises above 6 V .
- After the LCOM and RCOM pins have stabilized at the Vref level, applications should set the initial data.


2. Procedure for setting up initial setup mode

- When D32 and D33 are set to 00, the IC's internal initial setup switch is turned on and the IC goes to quick charge mode. At this time the other data (D0 to D31 and D34 to D43) will also be set up for the left and right channels at the same time. This means that applications can set up the states of the various blocks at the same time as specifying initial setup mode.

3. Procedure for clearing initial setup mode

- Initial setup mode is cleared by setting D32 and D33 to any value other than 00. In other words, any normal left or right channel specification will turn the internal initial setup switch off and clear quick charge mode.


## Zero Cross Switching Circuit Operating Principles

- The LC75384NE-R/NW include functions for switching the place where the zero cross comparator operates and thus allows applications to select the optimal detection location for the block for which the control data is updated. Basically, switching noise will be minimized if the signal immediately following the block for which the control data is updated is input to the zero cross comparator. Thus the detection location must be changed for each data update operation. Another issue is the point that if the signal amplitude is lower than the detection sensitivity (a few mV rms ) of the zero cross comparator (for example if the volume is set to a low level), the switching noise can be minimized further by selecting a point before the volume control block, namely the selector block output, as the zero cross detection point than by simply waiting for the data write to occur due to the overflow of the zero cross timer. For example, if the volume block input is 1 V rms , and the volume is set to -40 dB or lower, the output will be under 10 mV rms. In this case, detecting at the selector output block will result in lower switching noise.



## Zero Cross Detection Circuit

## Zero Cross Switching Control Procedure

- The zero cross switching control procedure consists of first setting the zero cross detection mode with the zero cross control bits (D36 and D37 = 0) and then, after specifying the detection block (with bits D38, D39, D40, and D41), sending the control data. Since these control bits are latched first immediately after the data is sent, i.e. on the falling edge of the CE signal, it is possible to both set the IC mode as well as specify zero cross switching operation in a single data transfer, even when updating the volume and other data. The following presents an example of the control operation when updating the volume block data.

| D36 | D37 | D38 | D39 | D40 | D41 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 0 | 0 | 0 |
| Zero cross detection <br> Volume block setting mode specification |  |  |  |  |  |

## Zero Cross Timer Setting

- When the input signal has a level lower than the detecting sensitivity of the zero cross comparator, or consists only of extremely low frequencies, the zero cross detection circuit will remain in the state in which it cannot detect a zero cross and the data will not be latched during that period. The zero cross timer specifies a time after which the data will be latched forcibly in states where a zero crossing cannot be detected. The time is determined by the lowest frequency for which a zero cross can be detected reliably.

For example, if the timer is set to 25 ms :

$$
\mathrm{T}=0.69 \mathrm{CR}
$$

If C is taken to be $0.033 \mu \mathrm{~F}$, then R will be:

$$
\mathrm{R}=\frac{25 \times 10^{-3}}{0.69 \times 0.033 \times 10^{-6}} \approx 1.1 \mathrm{M} \Omega
$$

Notes on Serial Data Transfer

1. The CL, DI, and CE pin signal lines must be covered (and thus shielded) by the ground pattern or formed from shielded cable to prevent the high-frequency digital signals on those lines from entering the analog system.
2. The LC75384NE-R/NW data formats consist of 8 bits of address and 44 bits of data. When the data is sent in units of 8 bits each (i.e. 48 bits are actually sent), use the data transfer technique shown in figure 1 .

LC75384NE-R/NW data receptions in 8-bit units

3. During CCB transfers, this IC detects address matches on the rising edge of the CE signal. Therefore, applications must set the CL signal low and then set it high at this time.

Output Level Characteristics


Loudness Characteristics






Fader Volume Step Characteristics


THD - Frequency Characteristics




$\bigcirc N$
Input gain block


- $\begin{gathered}\text { THD } \\ \text { METER }\end{gathered}$

F1 Band Characteristics



F3 Band characteristics

$\square$ Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
■ In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.

- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
■ Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of May, 2000. Specifications and information herein are subject to change without notice.

