# Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note: Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003



#### **DESCRIPTION**

The M5M51008DP,FP,VP,RV,KV are a 1048576-bit CMOS static RAM organized as 131072 word by 8-bit which are fabricated using high-performance quadruple-polysilicon and double metal CMOS technology. The use of thin film transistor (TFT) load cells and CMOS periphery result in a high density and low power static RAM.

They are low standby current and low operation current and ideal

for the battery back-up application.

The M5M51008DVP,RV,KV are packaged in a 32-pin thin small outline package which is a high reliability and high density surface mount device(SMD). Two types of devices are available.

M5M51008DVP(normal lead bend type package),

M5M51008DRV(reverse lead bend type package). Using both types of devices, it becomes very easy to design a printed circuit board.

### **FEATURES**


|                          | Access        | Power supply current      |                   |  |  |  |
|--------------------------|---------------|---------------------------|-------------------|--|--|--|
| Type name                | time<br>(max) | Active<br>(1MHz)<br>(max) | stand-by<br>(max) |  |  |  |
| M5M51008DFP,VP,RV,KV-55H | 55ns          | 15mA                      | 20μΑ              |  |  |  |
| M5M51008DFP,VP,RV,KV-70H | 70ns          | (1MHz)                    | (Vcc=5.5V)        |  |  |  |

- Directly TTL compatible : All inputs and outputs
- Easy memory expansion and power down by S
   <sup>1</sup>
   1,S₂
- Data hold on +2V power supply
- Three-state outputs : OR tie capability
- OE prevents data contention in the I/O bus
- Common data I/O
- Package

| M5M51008DFP    | 32pin | 525mil SQP                    |
|----------------|-------|-------------------------------|
| M5M51008DVP,RV | 32pin | 8 X 20 mm <sup>2</sup> TSOP   |
| M5M51008DKV    | 32pin | 8 X 13.4 mm <sup>2</sup> TSOP |

### **APPLICATION**

Small capacity memory units



### 1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM

### **FUNCTION**

The operation mode of the M5M51008D series are determined by a combination of the device control inputs  $\overline{S}_1,S_2,\overline{W}$  and  $\overline{OE}$ .

Each mode is summarized in the function table.


A write cycle is executed whenever the low level  $\overline{W}$  overlaps with the low level  $\overline{S}_1$  and the high level  $S_2$ . The address must be set up before the write cycle and must be stable during the entire cycle. The data is latched into a cell on the trailing edge of W,S1 or The data is latched into a cell off the trailing edge of W,S1 of S2,whichever occurs first,requiring the set-up and hold time relative to these edge to be maintained. The output enable input  $\overline{OE}$  directly controls the output stage. Setting the  $\overline{OE}$  at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated. A read cycle is executed by setting  $\overline{W}$  at a high level and  $\overline{OE}$  at a low level while  $\overline{S1}$  and  $\overline{S2}$  are in an active state( $\overline{S1}$ =L,S2=H).

When setting  $\overline{S}_1$  at a high level or  $S_2$  at a low level, the chip are in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by \$\overline{S}\_1\$ and \$\overline{S}\_2\$. The power supply current is reduced as low as the stand-by current which is specified as Icc3 or Icc4, and the memory data can be held at +2V power supply, enabling battery back-up operation during power failure or power-down operation in the nonselected mode.

### **FUNCTION TABLE**

| S <sub>1</sub> | S <sub>2</sub> | $\overline{W}$ | ŌĒ | Mode          | DQ             | Icc      |
|----------------|----------------|----------------|----|---------------|----------------|----------|
| Х              | L              | Χ              | Х  | Non selection | High-impedance | Stand-by |
| Н              | Х              | Χ              | Х  | Non selection | High-impedance | Stand-by |
| L              | Н              | L              | Χ  | Write         | Din            | Active   |
| L              | Н              | Н              | L  | Read          | Dout           | Active   |
| L              | Н              | Н              | Н  |               | High-impedance | Active   |

Note 1: "H" and "L" in this table mean VIH and VIL, respectively. 2: "X" in this table should be "H" or "L".





### **ABSOLUTE MAXIMUM RATINGS**

| Symbol           | Parameter             | Conditions          | Ratings          | Unit |
|------------------|-----------------------|---------------------|------------------|------|
| Vcc              | Supply voltage        |                     | - 0.3*~7         | V    |
| VI               | Input voltage         | With respect to GND | - 0.3*~Vcc + 0.3 | V    |
| Vo               | Output voltage        |                     | 0~Vcc            | V    |
| $P_d$            | Power dissipation     | Ta=25°C             | 700              | mW   |
| T <sub>opr</sub> | Operating temperature |                     | 0~70             | °C   |
| T <sub>stg</sub> | Storage temperature   |                     | - 65~150         | °C   |

<sup>\* -3.0</sup>V in case of AC ( Pulse width 50ns )

### DC ELECTRICAL CHARACTERISTICS (Ta=0~70°C, Vcc=5V±10%, unless otherwise noted)

| Symbol | Parameter                             | Test conditions  |    |       |           | Limits | Unit      |    |
|--------|---------------------------------------|--|----|-------|-----------|--------|-----------|----|
| Symbol | Falameter                             | rest conditions  |    | Min   | Тур       | Max    | Offic     |    |
| VIH    | High-level input voltage              |  |    |       | 2.2       |        | Vcc + 0.3 | V  |
| VIL    | Low-level input voltage               |  |    |       | -0.3*     |        | 0.8       | V  |
| Vон    | High-level output voltage             | IOH= -1.0mA  |    |       | 2.4       |        |           | V  |
| VOIT   | riigirieveroutput voitage             | IoH= -0.1mA  |    |       | Vcc - 0.5 |        |           | V  |
| Vol    | Low-level output voltage              | IoL=2mA  |    |       |           |        | 0.4       | V  |
| lı     | Input current                         | Vi=0~Vcc   |    |       |           |        | ±1        | μΑ |
| lo     | Output current in off-state           | S1=VIH or S2=VIL or OE=VIH<br>VI/O=0~VCC                         |    |       |           |        | ±1        | μΑ |
|        | A .: 1                                | (OS level) other inputs 0.2V or VCC-0.2V                         |    | 55ns  |           | 39     | 80        | mA |
| ICC1   | Active supply current (AC, MOS level) |  |    | 70ns  |           | 34     | 70        |    |
|        | ICC1 (AC MOS level) otner I           | Output-open(duty 100%)   |    | 1MHz  |           | 4      | 15        |    |
|        | A .:                                  | S1=VIL,S2=VIH,   |    | 55ns  |           | 42     | 85        |    |
| ICC2   | Active supply current (AC, TTL level) | other inputs=ViH or ViL  |    | 70ns  |           | 37     | 70        | mA |
|        |                                       | Output-open(duty 100%)   |    | 1MHz  |           | 5      | 15        |    |
|        |                                       | 1) S2 0.2V,<br>other inputs=0~Vcc                                |    | ~25°C |           |        | 2         |    |
| Іссз   | Stand-by current                      | 2) \$1 Vcc-0.2V,   | -H | ~40°C |           |        | 6         | μA |
|        |                                       | S2 Vcc-0.2V,<br>other inputs=0~Vcc                               |    | ~70°C |           |        | 20        |    |
| ICC4   | Stand-by current                      | S <sub>1=VIH</sub> or S <sub>2=VIL</sub> ,<br>other inputs=0~Vcc |    |       |           |        | 3         | mA |

 $<sup>^{\</sup>star}$  –3.0V in case of AC ( Pulse width 50ns )

### **CAPACITANCE** (Ta=0~70°C, Vcc=5V±10% unless otherwise noted)

| Cumbal | Parameter          |             | Test conditions            |     | 11. % |     |      |
|--------|--------------------|-------------|----------------------------|-----|-------|-----|------|
| Symbol |                    |             | Test conditions            | Min | Тур   | Max | Unit |
| Сі     | Input capacitance  | FP,VP,RV,KV | VI=GND, VI=25mVrms, f=1MHz |     |       | 8   | pF   |
| Со     | Output capacitance | FP,VP,RV,KV | Vo=GND,Vo=25mVrms, f=1MHz  |     |       | 10  | pF   |

Note 3: Direction for current flowing into an IC is positive (no mark).



<sup>4:</sup> Typical value is Vcc = 5V, Ta = 25°C

### AC ELECTRICAL CHARACTERISTICS (Ta=0~70°C, 5V±10% unless otherwise noted )

### (1) MEASUREMENT CONDITIONS

Input pulse level ············ VIH=2.4V, VIL=0.6V (-70H)

VIH=3.0V, VIL=0.0V (-55H)

Input rise and fall time ..... 5ns

Reference level ·······VoH=VoL=1.5V

Output loads  $\cdots$  Fig.1, CL=100pF (-70H) CL=30pF (-55H)

CL=5pF (for ten,tdis)

Transition is measured ± 500mV from steady

state voltage. (for ten,tdis)




Fig.1 Output load

### (2) READ CYCLE


|          | Parameter                                       |      |     | Unit |      |    |
|----------|---|------|-----|------|------|----|
| Symbol   |   | -55H |     |      | -70H |    |
|          |   | Min  | Max | Min  | Max  |    |
| tcr      | Read cycle time                                 | 55   |     | 70   |      | ns |
| ta(A)    | Address access time                             |      | 55  |      | 70   | ns |
| ta(S1)   | Chip select 1 access time                       |      | 55  |      | 70   | ns |
| ta(S2)   | Chip select 2 access time                       |      | 55  |      | 70   | ns |
| ta(OE)   | Output enable access time                       |      | 30  |      | 35   | ns |
| tdis(S1) | Output disable time after S  1 high             |      | 20  |      | 25   | ns |
| tdis(S2) | Output disable time after S <sub>2</sub> low    |      | 20  |      | 25   | ns |
| tdis(OE) | Output disable time after OE high               |      | 20  |      | 25   | ns |
| ten(S1)  | Output enable time after \$\overline{S}_1\$ low | 5    |     | 10   |      | ns |
| ten(S2)  | Output enable time after S <sub>2</sub> high    | 5    |     | 10   |      | ns |
| ten(OE)  | Output enable time after OE low                 | 5    |     | 5    |      | ns |
| t∨(A)    | Data valid time after address                   | 5    |     | 10   |      | ns |


### (3) WRITE CYCLE

|           | Symbol Parameter                                  |     | Limits |     |     |      |  |  |
|-----------|---|-----|--------|-----|-----|------|--|--|
| Symbol    |   | -5  | -55H   |     | 0H  | Unit |  |  |
|           |   | Min | Max    | Min | Max |      |  |  |
| tcw       | Write cycle time                                  | 55  |        | 70  |     | ns   |  |  |
| tw(W)     | Write pulse width                                 | 45  |        | 50  |     | ns   |  |  |
| tsu(A)    | Address setup time                                | 0   |        | 0   |     | ns   |  |  |
| tsu(A-WH) | Address setup time with respect to $\overline{W}$ | 50  |        | 55  |     | ns   |  |  |
| tsu(S1)   | Chip select 1 setup time                          | 50  |        | 55  |     | ns   |  |  |
| tsu(S2)   | Chip select 2 setup time                          | 50  |        | 55  |     | ns   |  |  |
| tsu(D)    | Data setup time                                   | 25  |        | 30  |     | ns   |  |  |
| th(D)     | Data hold time                                    | 0   |        | 0   |     | ns   |  |  |
| trec(W)   | Write recovery time                               | 0   |        | 0   |     | ns   |  |  |
| tdis(W)   | Output disable time from W low                    |     | 20     |     | 25  | ns   |  |  |
| tdis(OE)  | Output disable time from OE high                  |     | 20     |     | 25  | ns   |  |  |
| ten(W)    | Output enable time from W high                    | 5   |        | 5   |     | ns   |  |  |
| ten(OE)   | Output enable time from OE low                    | 5   |        | 5   |     | ns   |  |  |



# (4) TIMING DIAGRAMS Read cycle








### M5M51008DFP, VP, RV, KV, KR -55H, -70H 1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM

### Write cycle ( \$\overline{S}\_1\$ control mode) tcw A0~16 tsu (A) **t**su (S1) trec (W) $\overline{S}_1$ S<sub>2</sub> (Note 5) (Note 5) (Note 7) $\overline{\mathsf{W}}$ (Note 6) (Note 5) (Note 5) th (D) tsu (D) DATA IN STABLE DQ1~8

### Write cycle (S2 control mode)



- Note 5: Hatching indicates the state is "don't care".

  6: Writing is executed while S<sub>2</sub> high overlaps  $\overline{S}_1$  and  $\overline{W}$  low.

  7: When the falling edge of  $\overline{W}$  is simultaneously or prior to the falling edge of  $\overline{S}_1$  or rising edge of S<sub>2</sub>, the outputs are maintained in the high impedance state.
  - 8: Don't apply inverted phase signal externally when DQ pin is output mode.



## 1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM

### **POWER DOWN CHARACTERISTICS**

### (1) ELECTRICAL CHARACTERISTICS (Ta=0~70°C, unless otherwise noted)


| Symbol   | Parameter                            | Test conditions  |                  |       |     | Limits  |     | Unit |
|----------|--------------------------------------|--|------------------|-------|-----|---------|-----|------|
| Symbol   | Faiametei                            | Test conditions  | l est conditions |       |     | Тур     | Max | Unit |
| VCC (PD) | Power down supply voltage            |  |                  |       | 2.0 |         |     | V    |
| VI (S1)  | Chip select input \$\overline{S}_1\$ | 2.2V Vcc(PD)   |                  | 2.2   |     |         | V   |      |
| V1 (S1)  | Criip select iriput 51               | 2V Vcc(PD) 2.2V  |                  |       |     | Vcc(PD) |     | V    |
| \/ı (00) | Chin calcation at Ca                 | 4.5V Vcc(PD)   |                  |       |     |         | 0.8 | V    |
| VI (S2)  | Chip select input S2                 | Vcc(PD)<4.5V   |                  |       |     |         | 0.2 | V    |
|          |                                      | Vcc = 3V   |                  | ~25°C |     |         | 1   |      |
| ICC (PD) | Power down supply current            | 1) S <sub>2</sub> 0.2V, other inputs = 0~3V<br>2) \$\overline{S}_1\$ Vcc-0.2V, S <sub>2</sub> Vcc-0.2V | -Н               | ~40°C |     |         | 3   | μA   |
|          |                                      | other inputs = 0~3V  |                  | ~70°C |     |         | 10  |      |

### (2) TIMING REQUIREMENTS (Ta=0~70°C, unless otherwise noted)

| Symbol    | Parameter                | Took on a dikings |     | I Imit |     |      |
|-----------|--------------------------|-------------------|-----|--------|-----|------|
|           |                          | Test conditions   | Min | Тур    | Max | Unit |
| tsu (PD)  | Power down set up time   |                   | 0   |        |     | ns   |
| trec (PD) | Power down recovery time |                   | 5   |        |     | ms   |


### (3) POWER DOWN CHARACTERISTICS

### S<sub>1</sub> control mode



Note 9: On the power down mode by controlling  $\overline{S_1}$ , the input level of  $S_2$  must be  $S_2$  Vcc - 0.2V or  $S_2$  0.2V. The other pins(Address,I/O, $\overline{WE}$ , $\overline{OE}$ ) can be in high impedance state.

### S<sub>2</sub> control mode





### Keep safety first in your circuit designs!

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

### Notes regarding these materials

These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.

Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http://www.mitsubishichips.com).

When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.

The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.

If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

